RSRE MEMORANDUM No. 4286

ROYAL SIGNALS & RADAR ESTABLISHMENT

ENHANCED PERFORMANCE IR FOCAL PLANE ARRAYS
USING ADAPTIVE SUBTRACTION

Authors: It A Builingali & I D Blenkinsop

SEP 1 5 1989 D

PROCUREMENT EXECUTIVE,
MINISTRY OF DEFENCE,
R S R E MALVERN,
WORCS.

Approved for public released
Distribution Uniformities

RSRE MEMORANDUM No. 4286

403

AD-A212

UNLIMITED 89 9 14 037

0048215	CONDITIONS OF RELEASE	BR-111059
	********	U
COPYRIGHT (c) 1988 CONTROLLER HMSO LONDON		
	***********	Y

Reports quoted are not necessarily available to members of the public or to commercial organisations.

.

ROYAL SIGNALS AND RADAR ESTABLISHMENT

Memorandum 4286

TITLE:

Enhanced Performance IR Focal Plane Arrays Using

Adaptive Subtraction

AUTHORS:

R A Ballingall and I D Blenkinsop

DATE:

28 April 1989

SUMMARY

This memorandum describes a compact, adaptive circuit, realisable at the pixel level of Infrared focal plane detector arrays. The technique removes unwanted currents from the array, permitting more signal current to be integrated at the pixel. This can be used to improve performance, improve uniformity of signals from the array and simplify associated electronics. The choice of advantage conferred by this scheme depends on the system in which it is employed.

NTIS CRA&I
DTIC TAB
Unannounced
Justification

By
Distribution/
Availability Codes

Avail and/or
Special

Copyright C Controller HMSO London

1989



_ 1

RSRE MEMORANDUM 4286

ENHANCED PEFORMANCE IR FOCAL PLANE ARRAYS USING ADAPTIVE SUBTRACTION

R A Ballingall and I D Blenkinsop

CONTENTS

- 1. Introduction
- 2. The Problem
- 3. The Solution
- 4. Technology
- 5. Conclusion

1. <u>INTRODUCTION</u>

Photovoltaic focal plane arrays operating in the medium and long infrared wavebands can suffer performance limitations due to unwanted pedestal curents. In terrestrial applications this pedestal current is typically several times greater than the required dynamic range of the focal plane array (FPA). This problem is most severe if, in an attempt to achieve fully staring performance, FPA's use current integration at the pixel. Many arrays presently available use this technique. However, in the long waveband, this approach fails due to the inability to store the large currents coming from the detectors. In this memorandum we describe a scheme which overcomes this limitation and allows considerable improvement in FPA performance.

Unwanted detector currents may arise from a variety of sources, which depend on the array configuration and the application in which it is used. The most basic source is that of infrared emission from the ambient temperature background (ref 1). In some applications, notably in high speed missiles and aircraft, a further large contribution may be made by optics and windows heated above ambient temperature by aerodynamic effects. (Note that this heating may vary with time of flight or velocity).

A leakage current, not associated with infrared radiation, may also be present. This is present when the detector is operated in reverse bias, which may be done for several reasons. The main reasons are, firstly to increase diode impedance and secondly to accommodate the spread in offset voltges inherent in Silicon reasons.

Although these problems are present in high performance detectors, they become increasingly severe as operating temperature is increased, for example in NDI photon detectors (ref 2).

Regardless of the source; the unwanted current may be removed by the scheme described here. Hence this offers considerable performance improvements in a wide range of applications. An additional advantage of this scheme is that it can reduce both the speed and dynamic range of the electrical signals at the output of the array. This in turn reduces the cost, size and power of the system containing the FPA.

1

2. THE PROBLEM

The problem of unwanted pedestal currents is common to many FPA configurations and several solutions have been put forward (refs 3 and 4). These have met with limited success because, in general, they attempt to subtract the same amount of charge from each element of the array. This ignores the non-uniformity between pixels which dominates the dynamic range of high performance arrays (ref 5).

The problems are illustrated in figure 1, which shows the I-V characteristics and load line for a single diode. A signal current, due to variations in the scene, $\Delta I_{\rm p}$, is superimposed on a much larger unwanted photocurrent $I_{\rm p}$. If the diode is operated at zero bias, only this current $I_{\rm p}$ needs to be subtracted. Even if an attempt is made to operate at zero bias, variations in the load lines from pixel to pixel force some detectors into reverse bias. However in many cases the diodes are deliberately operated in reverse bias in order to increase their slope resistance above $R_{\rm o}$. This results in improved injection efficiency and hence in greater signal to noise ratio. Reverse bias operation results in the addition of a leakage current, $I_{\rm l}$, to the photocurrent. In this case it is desirable to subtract the total current ($I_{\rm t} = I_{\rm l} + I_{\rm p}$), leaving a nett signal current, $\Delta I_{\rm t}$. The current $I_{\rm l}$ may be due to a variety of processes. However, regardless of its source, it increases non-uniformity of currents between pixels. The overall result of reverse bias operation is an increase in both the unwanted currents and the non-uniformity between pixels.

3. THE IDEAL SOLUTION

The solution to the problem outlined above is the subtraction of the unwanted current, I_{t} which has a different value at each pixel. Ideally this should compensate for differences between detectors, optics and the inputs of the read-out circuits. To utilise the advantage of integration at the pixel, this function must be achieved within each pixel. This implies that the circuity must be of small volume and low power.

Our proposed solution, which is the subject of a UK patent (ref 6) consists essentially of a programmable current source coupled to a current summing node which subtracts the current \mathbf{I}_{t} from the incoming current from the detector ($\mathbf{I}_{t}+\Delta\mathbf{I}_{t}$). To achieve the stated aims, the current sources must be programmed with currents appropriate to each detector channel.

The optimum way to do this is to make the current sources self-programming to values which are exactly equal to the currents coming from the input channels viewing a uniform scene. A possible implementation of this is shown in figure 2.

Figure 2 shows a channel consisting of a photovoltaic detector connected to a current amplifier which can, in practice, consist of a direct injection (DIG) circuit. Output current from this is integrated on a capacitor, $C_{\rm g}$, which can be reset to a fixed voltage, $V_{\rm RS}$, via transistor T_1 . The voltage on $C_{\rm g}$ is buffered by a source follower T_2 before connection to an output multiplexer. These elements of the circuit are conventional. Usually the value of $C_{\rm g}$ is made as large as possible within the available area (typically 50 x 50 $\mu{\rm m})$. The novel part of the circuit is shown within the dotted box in figure 2. Transistor T_3 acts as a constant current source in which the current is set by the voltage upon capacitor $C_{\rm C}$. The voltage on $C_{\rm C}$ is programmed during a calibration phase. To perform this calibration, the detector array is exposed to a uniform scene. Transistor T_7 is briefly

switched on to reset the voltage on $C_{\rm C}$. Transistors T_4 and T_6 are then turned on. This results in the voltage on $C_{\rm S}$ falling which, via T_4 and T_5 , sets the voltage on $C_{\rm C}$. When the voltage on $C_{\rm S}$ is such that the current in T_3 is equal to $I_{\rm t}$, the voltages on $C_{\rm S}$ and $C_{\rm C}$ settle to equilibrium vales. When this condition is achieved, T_4 is turned off leaving a fixed, programmed voltage on $C_{\rm C}$ which can maintain the fixed current $I_{\rm t}$ flowing in T_3 and T_6 . Subsequent operation consists of periods of integration followed by readout and resetting of the voltage on $C_{\rm S}$. Transistor T_6 may be used to turn off the subtracted current during the reset period. To maintain constant current in T_3 a bias voltage must be applied between its gate and drain. Transistor T_5 acts as a fixed voltage source to ensure that this condition is always met.

The constancy of subtracted current, $I_{\rm t}$, is determined by leakage of capacitor $C_{\rm c}$ and the surrounding transistors. This mechanism will determine the interval between calibrations. These leakage currents are highly sensitive to temperature and, in cryogenic operation, the calibration interval can be greater than many minutes. Although capacitor $C_{\rm c}$ and the associated transistors consume space within the pixel, the amount of charge that needs to be stored on $C_{\rm s}$ is now substantially reduced. This allows the integration time to be increased, even with the reduced area available for $C_{\rm s}$. In practice the accuracy of the programming voltage left on $C_{\rm c}$ is determined by the feedthrough charge injected through $T_{\rm d}$ and the value of the capacitor. This results in an error term which is different for each pixel, but reproducible between calibration cycles. The magnitudes of these errors will depend upon the technology used and are likely to set a practical limit to the value of unwanted current which may be subtracted.

4. TECHNOLOGY

The chief technological problem in implementing this scheme is one of area. In a well laid out circuit, most of the available Si area should be used for the two capacitors, of which $C_{\rm S}$ should be the larger. Note that the dynamic range at the output of the circuit $(\Delta I_{\rm t})$ in figure 1) still depends upon the value of charge which may be stored on $C_{\rm S}$. For this reason, any increase of capacitance brought about by the use of high dielectric constant materials or by increase in area will further improve the signal to noise ratio.

In cases where adequate dynamic range cannot be achieved using the value of $C_{\rm S}$ fabricated in the area of a single pixel, an alternative approach is to use a sparse array. For example a 50 x 50 μm detector may be fitted into a 100 x 100 μm area of Si and microscanned to produce an image. This results in a sensitivity which can only be half that of a fully staring array. However, the greatly increased area available for storage capacitance may make it much easier to attain this performance in practice.

To successfully demonstrate the principle described here, the technology employed must use components with low leakage and low feed through charge. The basic circuit action has been demonstrated in breadboard form using commercial discrete components. However it is impractical to use this approach with realistic capacitor values (\leq 1pF).

In order to progress the idea further, the circuits are at present being fabricated using standard CMOS technology.

5. CONCLUSION

The scheme described here offers an improvement in performance which may be exploited in one of three ways or in a combination of all.

- Improved sensitivity in terms of smaller NETD.
- ii) Reduced speed for a given sensitivity, ie slower clock generators, A/D converters and processing electronics, which will be lower in power and cheaper to implement.
- iii) Reduced dynamic range for a given sensitivity, ie fewer bits in the A/D convertors and associated electronics.

The way in which the improvement can be exploited depends on the system configuration and on the waveband in which the detector operates. In the 3-5 µm waveband, where photocurrent is typically of the order of 1nA, the main advantage of adaptive subtraction will be in items (ii) and (iii). In the 8-14 µm band detector configurations, which have been hitherto impractical, can now be implemented. This should result in the realisation of arrays giving better than line equivalent performance; possibly approaching fully staring under some circumstances (see figure 3).

Under some circumstances the current from a detector may be greater than that expected from a BLIP detector viewing a typical, terrestrial scene. An obvious example of this is a detector operated at elevated temperature, where the leakage current has increased. Under these conditions, very large capacitors would be required on the focal plane to accommodate this increased current. The scheme described allows larger arrays to be fabricated using NDI detectors (ref 2).

A similar problem exists in high speed missile applications where aerodynamic window heating adds to the background pedestal signal. In this case the advantage chosen would probably be in terms of increased sensitivity, resulting in longer range.

In conclusion, we have described a compact, adaptive circuit, realisable at the pixel level. This can improve performance, simplify the associated electronics and improve the uniformity of signals from an array. These improvements have not yet been fully quantified, but experiments to measure them are in progress.

REFERENCES

- Thermal Imaging Systems by J M Lloyd.
- Performance Predictions for Near Ambient Temperature Operation of CMT Diodes. RSRE Memo No 4101, R A Ballingall and C T Elliott.
- Staring IR Focal Planes for Smart Sensors, SPIE Vol 178, 1979, R Balcerok and R Flannery.
- Hybrid Infrared Focal Plane Arrays. IEEE Trans ED 29, No 1, June 1982. K Chow, J Rode, D Seib and J Blackwell.
- A Compact Test and Evaluation System for High Speed Infrared Focal Plane Arrays. SPIE Orlando, March 1989. R A Ballingall, I D Blenkinsop, A Myatt and M Skinner.
- UK Patent Application 8821037, 7th September 1988.




FIGURE 1. OPERATING POINTS FOR ONE PIXEL IN AN ARRAY





Figure 2. ADAPTIVE SUBTRACTION CIRCUIT

Figure 3. THEORETICAL NOISE EQUIVALENT TEMPERATURE DIFFERENCE vs t



DOCUMENT CONTROL SHEET

	UNCLASSIFIED					
C	all security classification of sheet	•••••••••••••••••••••••••••••••••••••••				

(As far as possible this sheet should contain only unclassified information. If it is necessary to enter classified information, the box concerned must be marked to indicate the classification eg (R) (C) or (S))

1. DRIC Reference (if known)	2. Originator's Referen MEMO 4286	ice 3. Agency Reference	4. Report S UNCLASSIE	ecurity Light sification				
5. Originator's Code (if 7784000 known)	6. Originator (Corporate Author) Name and Location ROYAL SIGNALS & RADAR ESTABLISHMENT ST ANDREWS ROAD, GREAT MALVERN, WORCESTERSHIRE WR14 3PS							
5a. Sponsoring Agency's Code (if known)	6a. Sponsoring Agency (Contract Authority) Name and Location							
7. Title ENHANCED PERFORMANCE IR FOCAL PLANE ARRAYS USING ADAPTIVE SUBTRACTION								
7a. Title in Foreign Language (in the case of translations)								
7b. Presented at (for conference napers) Title, place and date of conference								
8. Author 1 Surname, initials BALLINGALL R A	9(a) Author 2 BLENKINSOP I D	9(b) Authors 3,4	10. Date 1989.4	pp. ref. 7				
11. Contract Number	12. Period	13. Project	14. Other	Reference				
15. Distribution statement UNLIMITED								
Descriptors (or keywords)								
continue on separate piece of paper								
Abstract		<u> </u>						
This memorandum describes a compact, adaptive circuit, realisable at the								
pixel level of Infrared focal plane detector arrays. The technique removes unwanted currents from the array, permitting more signal current to be integrated at the pixel. This can be used to improve performance, improve								
uniformity of signals	uniformity of signals from the array and simplify associated electronics. The							

choice of advantage conferred by this scheme depends on the system in which

\$80/48

it is employed.